A List-Noise Predictive Maximum Likelihood (List-NPML) decoding algorithm based on a periodic error detection mechanism is proposed for magnetic recording systems to minimize the number of error events. The proposed detector keeps a list of candidate paths ( candidates per state of a trellis) based on the observation that most of the error events can be recovered by finding a set of most likely paths. A periodic decision making process is utilized for every bits based on error detection codes. With this approach, a tradeoff between performance and complexity is studied with various combinations of and . The proposed structure is robust to miscorrections and time-varying error events, eliminating the need for knowing the error event distributions prior to its operation. We also introduced a novel design of parity bits that meets the run length constraints of the channel and a trellis update architecture for improved performance. Simulation results show that the proposed List-NPMLD gives us significant BER performance and post-ECC gains at the expense of some increase in complexity.
I. INTRODUCTION
A TYPICAL magnetic recording read channel system is constituted of a concatenation of channel decoder, Run Length Limited (RLL) code decoder and Error Correction Code (ECC) decoder. The Partial Response Maximum Likelihood (PRML) detector for Partial-Response (PR) Class-4 channels achieves the near optimal performance at low normalized linear densities , where is the pulse width measured at half the peak amplitude of the channel's step response and is the bit period [1] . However, at higher linear recording densities such as , it is well known that PR4 equalizer leads to a dramatic noise enhancement. In the past, a subclass of generalized partial response polynomials (EPRML or E PRML ) as well as generalized partial response polynomials with non-integer coefficients are shown to match to the recording channel frequency characteristics better and therefore used to suppress noise enhancement at the expense of increased complexity [2] . In particular, a Noise Predictive Maximum Likelihood Detection (NPMLD) is proposed in [3] . This study uses a polynomial of the form where is the polynomial of the noise whitening filter. Such a Finite Impulse Response (FIR) filter is introduced in order to approximately whiten the noise at the input of the Maximum Likelihood (ML) detector at the expense of larger number of trellis states and increased decoding complexity. A feedback loop in the trellis is used to reduce the complexity of the detection algorithm at the expense of some loss in performance.
The NPMLD is recently used in conjunction with post-Viterbi processing methods for increased performance, particularly to correct some of the dominant error events [4] . Such schemes combined with various detection codes are shown to be helpful when the frequency of error-event occurrences at the output of the NPMLD is uneven and known to the post processor, as discussed in [5] and [6] . One of the advantage of the post processing is the low complexity implementation. However, post processors are suboptimum solutions and usually not robust to miscorrection of error events. In addition, it is reported that post-ECC gains are not as much as the pre-ECC gains [5] . We note that the frequency of occurrences of such error events are functions of system parameters such as the recording density and the physical conditions of the read/write heads and media. As such parameters might change in time, the frequency of occurrences of error events at the output of the NPMLD changes [2] , [7] , requiring an adaptive system to be able see reported performance gains. In this study, a List-NPMLD based on Error Detection Codes (EDCs) is introduced as an alternative detection algorithm that can either be used by its own or incorporated with one of the popular post processing methods for improved performance. Unlike other post processors, the proposed scheme is shown to be robust to miscorrections and time-varying error events due to a verification stage using EDCs.
II. SYSTEM MODEL
We consider the serially concatenated block diagram shown in Fig. 1(a) . User data initially goes through a Reed-Solomon (RS) encoding. We use a combined modulation/error-detection code to satisfy run length requirements of ones and zeros. A coded bit stream REF goes through an EDC insertion in which it is splitted into -bit chunks (period) and equal amount of EDC parity bits are inserted at the end of each -bit chunks. This insertion is made so that the violation to the modulation constraints is minimum. Later, the data is mapped into the symbol sequence and written on a storage medium for readback. Read signal goes through a Low Pass Filter (LPF) and an Analog-Digital Converter (ADC) before the PR4 equalization. Let the samples at the output of the PR4 equalizer be at time , where is the running index. Thus, constitutes the PR4 signal plus the distortion on which the List-NPMLD will perform the sequence estimation, where and is the total distortion due to white and/or colored noise as well as the residual error after quantization and equalization. After the whitening filter, the output symbol stream is sent as an input to the proposed List-NPMLD, where .
0018-9464/$31.00 © 2013 IEEE The List-NPMLD starts decoding the corresponding incoming symbol sequence of the first chunk using the feedback bits from different path memories and passes the possible set of candidate paths to the update module. The update module periodically makes a decision on the correct path based on the result of EDC decoding and updates the accumulated metrics which are then passed on to the List-NPMLD for further processing. Decoding of each chunk follows the same steps. Since a decision is made after each update step, the algorithm continually outputs the decoded bits.
III. BACKGROUND
Noise Predictive Maximum Likelihood Detection: NPMLD is a sequence detection algorithm with an extra imbedded prediction stage at the output of an equalizer [3] . An NPMLD takes the PR4 equalized output and finds the maximum likely path in the trellis. At time , the cost due to the state transition is given by [3] (1) where are the past decisions in the path history associated with the state and the symbols in the second summation represent the state information. The coefficients are given by the polynomial multiplication . As can been seen, the effective intersymbol interference length of the NPMLD is
. A large increases the number of states of the NPMLD and decreases the length of the imbedded feedback whereas a lower exhibits a reverse trend. Due to unreliable past decisions, a long feedback will usually degrade the performance of the system. This way, a complexity/performance trade-off can be achieved.
Design of Error Detection Codes: EDCs are suitable functions that add a fixed-length redundancy (a tag) to a message for error detection. After the channel, the tag is recomputed and compared with the original tag in order to decide whether there has been any change in the original message during transmission. We either add an -bit CRC or -bit parity to each -bit chunk to produce a -bit EDC codeword ( Fig. 1(a) ). Note that CRC code design is independent of the error event distribution of the current system. For parity code, we compute a parity bit value per each row (a bit that is added to the data bits in each row to make the modulo 2 sum of the total bits including the parities zero) and therefore add three parity bits to each -bit chunk (see Fig. 1(b) ). Method of addition of bits minimizes the violation to run length constraints, by placing the parities to unconstrained bit positions of the modulation code. Parities are generated to maximize the detection probability of dominant error events at the output of the Viterbi detection. Assuming that only a single error event happens within a chunk, we can show that this 3-bit parity code can detect various error events. In general, if at least one of the classes of bits have odd number of bit errors, the designed parity code will perform successfully.
The main difference of a parity code is that each bit is designed to detect errors for the corresponding class only, whereas the CRC code considers all three classes together.
IV. LIST-NPMLD BASED ON EDCS
Notation: Let denote the -th lowest accumulated metric to reach state at time from some starting state at time . At time , let denote the state covered by the -th best path at time , which passes through state at time . Similarly, characterizes the ranking of the -th best path at time , when this path passes through state at time . Since path memories are used in the branch metric computation of reduced-state noise predictive detector architectures, branch metrics corresponding to a state transition using distinct paths arriving are not necessarily the same. For example, the best path and the second best path arriving have the same trellis feedback (tentative decisions) for the current branch metric computation. Thus, we denote the incremental branch metric that corresponds to a state transition using the -th best path of at time as . A List-NPMLD Algorithm: The proposed algorithm is a combination of periodic updates and a parallel implementation of the List-NPMLD algorithm which simultaneously produces a rank ordered list of the globally best candidates for each state in a trellis while maintaining the imbedded noise prediction. For the List-NPMLD at time , the cost due to the state transition (assuming that and are adjacent states), using the -th best path of at time is given by (2) where is the past decision in the -th best path history associated with and is due to the hypothetical state transition . If , then is assumed to be " ". Also, if and are not adjacent, then . The operation of a parallel List-NPMLD algorithm implementation for decoding the -th chunk, is summarized in Algorithm 1. 
Algorithm 1 A List-NPMLD algorithm for -th chunk

Update
Step and Decision Making: As the trellis evolves in time, the algorithm eliminates half of the possible paths at each time step for each state (smallest out of ). At the end of each -bits period, a decision is made and accumulated metrics are updated. The reason of employing a periodic update is to increase the probability of correction of error events. This is achieved by saving the algorithm from eliminating the candidate paths. For example, for large , the algorithm eliminates more candidates than it does for small choices of . It is more likely for large that the algorithm discards the actual path (the path without error). This suggests for a fixed , if is large, we expect less error correction. On the contrary, we can choose small to increase the probability of correction. However, having small implies more frequent updates and more EDC bits unless some other mechanism is used for detection. Therefore, the proposed algorithm offers a tradeoff that an increased performance is possible at the expense of a decreased user density.
The details are best explained by an example shown in Fig. 2 . Let and . The update step chooses the first smallest metrics out of possible paths where . We put a constraint on the set of possible paths to help the detection capability of actual EDCs, since candidate paths might exhibit different characteristics of error and cause EDC to fail. By choosing an appropriate value, we can prevent the EDC from checking other paths that potentially may be causing more error events than is the maximum likely path. Error detection is performed based on the smallest accumulated metrics (i.e., the ordered set ). In Fig. 2 , a " " denotes that the EDC does not detect any error and flags a 1, a " " denotes that the EDC does not check and flags a 0. In this example, second and -th elements of flag 1s. Using practical EDCs, more than one path may flag 1 as shown in this example. The algorithm chooses the path whose EDC flags a 1 and has the smallest accumulated metric. Finally, accumulated metrics are updated; the accumulated metrics of all the paths except the second and -th paths are discarded i.e., set to . If EDCs indicate for all the candidates, then the algorithm chooses the path with . We do not update the accumulated metrics if there is no path with a flag 1.
V. NUMERICAL RESULTS
We consider PR4 signalling and set (4-state trellis) and (3 bits in feedback). We start with a Lorentzian channel model [8] . Electronics and stationary transition noise samples are added to the signal waveform at the input of the LPF as modeled in [7] i.e., is modeled as a mixture of electronics and transition noises. Signal to Noise Ratio (SNR) is computed at the input of the LPF and given by where and are the two sided spectral densities of a white Gaussian noise (i.e., electronic noise) and a colored noise (i.e., transition noise) sources. We approximate the ratio of the transition noise power to the total noise power by . LPF and PR4 equalization are done as in [7] . Whitening filter coefficients are selected using linear prediction in Least Mean Squares (LMS) sense based on the current noise samples . We show the performance of the proposed system using a CRC code with a generator polynomial and three parity bits as described. We set bits, and used for . Note that with this parameter selections, we use 1 extra bit per 66-bit for error detection. In order for a fair comparison, we assume that a bit period increases to when we simulate the NPMLD performance. We tested linear density values and in Fig. 3 for the List-NPMLD system. This corresponds to simulating the NPMLD performance using and , respectively. The figure shows the performance of the detection codes relative to Perfect Error Detection (PED) case. The performance degradation due to using actual detection codes is shown to be minor and only noticeable at around 1e-2 to 1e-3 BER range. The gain increases slightly with growing . This is because the proposed scheme treats the error events equally. We finally note that EDCs based on CRC and parity bits show similar results for the selected simulation parameters and gains increase with growing . For example, we observed a gain of almost 2 dB over the NPMLD with at which is not shown here. Fig. 4 shows BER performance at SNR 10.5 dB with varying . List-NPMLD uses and corresponding densities for NPMLD are for chunk sizes 66,198,594, 1188 and 3960 bits, respectively. When , we set to help EDC perform satisfactorily. The detection codes are observed to be challenged by the choice of and the performance gap between the PED case and actual EDC increase as the List-NPMLD uses larger . As expected, increasing the chunk size decreases the gain and the number of redundant bits. However, we can compensate the performance degradation by using larger . The same figure, for example, shows that using CRC bits, we can get almost the same BER performance with using bits and using bits. Table I , for chunk size bits and and . SNR is computed at the output of the PR4 equalizer and is the equalized signal power over the total noise power. As a benchmark study, we assume PED and consider only the tape waveforms with average SNR satisfying dB. We observe that the performance of the List-NPMLD improves with increasing , at the expense of an increase in complexity. Moreover, we can correct approximately 58% and 88% of the error events using and , respectively. The frequency of these dominant error events are shown to be roughly the same, suggesting the idea of using the proposed scheme with a post processing method targeting a specific error event distribution.
VI. CONCLUSION
We presented a List-NPMLD algorithm based on a periodic EDC updates for effective error event detection and correction. We used parity/CRC codes for detection of error events although any code with detection capability can be used. We show that the proposed scheme in conjunction with EDC codes might be an alternative detection algorithm that can either be used by its own or be incorporated with a traditional post processor for improved performance. We also note that the proposed scheme using CRC codes does not make any assumptions about the error event distributions. Simulation and test results show that the List-NPMLD detection with periodic updates based on error detection codes might be a viable solution for next generation magnetic recording systems.
